

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

**Capacitors, Dynamic Random Access Memory
(DRAM) Circuitry, Methods Of Forming Capacitors,
And Methods Of Forming DRAM Circuitry**

* * * * *

INVENTORS

**Martin Ceredig Roberts
Christophe Pierrat**

ATTORNEY'S DOCKET NO. MI22-924

**EL 169836864
EV 372453919**

1 **CAPACITORS, DYNAMIC RANDOM ACCESS MEMORY (DRAM)**
2 **CIRCUITRY, METHODS OF FORMING CAPACITORS, AND**
3 **METHODS OF FORMING DRAM CIRCUITRY**

4 **TECHNICAL FIELD**

5 This invention relates to capacitors, dynamic random access
6 memory (DRAM) circuitry, to methods of forming capacitors, and to
7 methods of forming DRAM circuitry.

8 **BACKGROUND OF THE INVENTION**

9 As integrated circuitry increases in density, there is a continuing
10 challenge to maintain sufficiently high storage capacitances for storage
11 capacitors despite decreasing circuitry dimensions. In particular, as
12 DRAMs increase in memory cell density, there is a continuing challenge
13 to maintain sufficiently high storage capacitance despite decreasing cell
14 areas. Additionally, there is a continuing goal to further decrease cell
15 areas. One principle way of increasing cell capacitance is through cell
16 structure techniques. Such techniques include three-dimensional cell
17 capacitors, such as trench or stacked capacitors.

18 This invention arose out of concerns associated with improving
19 capacitor storage capabilities through improved structures and formation
20 techniques.

SUMMARY OF THE INVENTION

Capacitors, DRAM circuitry, and methods of forming the same are described. In one embodiment, a capacitor comprises a first container which is joined with a substrate node location and has an opening defining a first interior area. A second container is joined with the node location and has an opening defining a second interior area. The areas are spaced apart from one another in a non-overlapping relationship. A dielectric layer and a conductive capacitor electrode layer are disposed operably proximate the first and second containers. In another embodiment, the first and second containers are generally elongate and extend away from the node location along respective first and second central axes. The axes are different and spaced apart from one another. In yet another embodiment, a conductive layer of material is disposed over and in electrical communication with a substrate node location. The layer of material has an outer surface with a first region and a second region spaced apart from the first region. A first container is formed over and in electrical communication with the first region and a second container is formed over and in electrical communication with the second region. In yet another embodiment, the first and second containers define container volumes which are discrete and separated from one another.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a diagrammatic side sectional view of a semiconductor wafer fragment in process in accordance with one or more embodiments of the present invention, and is taken along line 1-1 in Fig. 11.

Fig. 2 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 1.

Fig. 3 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 2.

Fig. 4 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 3.

Fig. 5 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 4.

Fig. 6 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 5.

Fig. 7 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 6.

Fig. 8 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 7.

Fig. 9 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 8.

Fig. 10 is a view of the Fig. 1 wafer fragment at a processing step which is subsequent to that which is shown in Fig. 9.

1 Fig. 11 is a top plan view of a layout of a portion of a
2 semiconductor substrate which has been processed in accordance with
3 one or more embodiments of the present invention.

4 5 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

6 This disclosure of the invention is submitted in furtherance of the
7 constitutional purposes of the U.S. Patent Laws "to promote the
8 progress of science and useful arts" (Article 1, Section 8).

9 Referring to Fig. 1, a semiconductor wafer fragment is shown
10 generally at 20 and includes semiconductive substrate 22. In the context
11 of this document, the term "semiconductive substrate" is defined to mean
12 any construction comprising semiconductive material, including, but not
13 limited to, bulk semiconductive materials such as a semiconductive wafer
14 (either alone or in assemblies comprising other materials thereon), and
15 semiconductive material layers (either alone or in assemblies comprising
16 other materials). The term "substrate" refers to any supporting
17 structure, including, but not limited to, the semiconductive substrates
18 described above.

19 Isolation regions 24 are provided and comprise, typically, an oxide
20 material. Regions 24 can be formed through any suitable technique
21 such as shallow trench isolation techniques. A plurality of conductive
22 lines 26, 28, 30, and 32 are formed over substrate 22 and include,
23 respectively, a gate oxide layer (not specifically shown), a polysilicon
24 layer 34, a silicide layer 36, an insulative cap 38 and sidewall

1 spacers 40. Of course, other conductive line constructions could be
2 used, with lines 26-32 constituting but one example. In the illustrated
3 example, conductive lines 26, 28, 30, and 32 comprise word lines for
4 dynamic random access memory (DRAM) circuitry. Active areas 42
5 comprising node locations with which electrical communication is desired
6 are defined intermediate isolation regions 24.

7 Referring to Fig. 2, an insulative layer 44, e.g. BPSG, is formed
8 over substrate 22 and planarized. Openings 46 are etched or otherwise
9 formed into layer 44 sufficiently to expose active areas 42. Such
10 openings can be, and preferably are formed over areas where both
11 storage capacitors and bit lines are to establish electrical communication
12 with respective associated active areas. The openings are filled with
13 conductive material 48, which can be subsequently etched back for
14 isolation over the individual respective active areas. An exemplary
15 material for conductive material 48 is conductively doped polysilicon.

16 Referring to Fig. 3, a layer 50 is formed over substrate 22 and
17 comprises an insulative material such as BPSG which can be
18 subsequently planarized.

19 Referring to Fig. 4, openings 52 are etched through layer 50
20 sufficiently to expose conductive material 48. Additional conductive
21 material 54 is formed over and in electrical communication with
22 conductive material 48 and is isolated within openings 52. An
23 exemplary material for conductive material 54 is conductively doped
24

1 polysilicon. Openings 52 are formed to coincide with node locations
2 over which storage capacitors are to be formed.

3 Referring to Fig. 5, an insulative material layer 56, e.g. BPSG, is
4 formed over substrate 22 and subsequently planarized.

5 Referring to Fig. 6, a patterned masking layer 58, e.g. photoresist,
6 is formed over substrate 22 and pairs of openings 60 (formed over
7 conductive lines 26, 28) and 62 (formed over conductive lines 30, 32)
8 are formed first within masking layer 58, and subsequently etched into
9 layer 56. In a preferred embodiment, improved patterning resolution
10 of the openings can be achieved through utilization of alternating phase
11 shift contact techniques. In alternating phase shift contact techniques,
12 immediately adjacent cell areas are provided or fabricated with their
13 light during exposure exactly 180° out of phase. Such can be
14 implemented by using a special mask or reticle. With a special mask
15 or reticle, the glass of the reticle at adjacent openings is provided
16 alternatingly, such that a cut is made into the glass portion of the
17 mask a suitable distance such that the light shifts 180° out of phase.
18 Such can provide better lithographic resolution between adjacent devices.

19 Referring to Fig. 7, a conductive material layer 64 is formed over
20 substrate 22 and within openings 60, 62. An exemplary material
21 comprises polysilicon.

22 Referring to Fig. 8, material of layer 64 is removed from over
23 selected portions of layer 56 as by chemical-mechanical polishing to
24 isolate conductive material within openings 60, 62. Such effectively

1 forms capacitor containers as will become apparent below. At this
2 point in processing, additional processing can take place to provide
3 roughened surfaces over the interior of conductive material 64 which can
4 increase the capacitance of the resultant capacitors. Such can take
5 place through known techniques for depositing hemispherical grain
6 polysilicon (HSG) or cylindrical grain polysilicon (CSG).

7 Referring to Fig. 9, material of layer 56 is etched back or
8 otherwise removed from over substrate 22 and effectively defines
9 individual containers 66, 68, 70, and 72. In the illustrated example, two
10 containers are formed for each node location 42. For example,
11 containers 66, 68 comprise first and second containers respectively, which
12 are joined with the leftmost node location 42. Similarly,
13 containers 70, 72 comprise third and fourth containers which are joined
14 with the rightmost node location 42. Each container includes a
15 respective opening 66a, 68a, 70a, and 72a away from the node location
16 with which it is associated and which defines an interior area. The
17 interior areas for each container are spaced apart from one another in
18 a non-overlapping relationship.

19 In this example, containers 66-72 are generally elongate and
20 extend along respective individual central axes (indicated by the dashed
21 lines), and away from the node locations with which each joins.
22 Preferably, the central axes are spaced apart from, and generally
23 parallel with one another. In a preferred embodiment,
24 openings 66a, 68a, 70a, and 72a are generally circular in shape and the

1 containers are generally tubular or cylindrical, i.e. generally circular in
2 transverse cross section, in construction.

3 Alternately considered, conductive material 54 includes an outer
4 surface with first and second regions 74, 76 respectively. The regions
5 are preferably spaced apart from one another, and individual
6 containers 66, 68 are respectively joined with individual first and second
7 regions 74, 76 respectively. The same can be said for
8 containers 70, 72 with respect to regions 74, 76 provided by their
9 associated conductive material 54.

10 Further alternately considered, formation of containers 66-72 results
11 in containers which define volumes which are substantially the same in
12 magnitude, and which are discrete and separated from one another.

13 Referring to Fig. 10, a dielectric layer 78 is formed operably
14 proximate each container and a conductive capacitor electrode layer 80
15 is formed thereover. Collectively, containers 66, 68, dielectric layer 78,
16 and electrode layer 80 provide one storage capacitor for a DRAM array
17 and containers 70, 72, dielectric layer 78, and electrode layer 80 provide
18 another storage capacitor for the DRAM array. In a preferred
19 embodiment, the storage capacitors comprise only two conductive
20 capacitor electrodes separated by a dielectric region.

21 Referring to Fig. 11, a circuit layout is shown which depicts active
22 areas 82 and individual containers which appear as generally circular
23 regions disposed over or proximate active areas 82. Individual storage
24 capacitors are shown by the dashed lines 84, 86. In this layout, word

1 lines (WL) and digit lines (DL) would extend in the indicated respective
2 directions and generally within the areas occupied by the respective
3 arrows. In a reduction-to-practice example, capacitor containers were
4 fabricated having dimensions d_1 and d_2 as shown, with d_1 being equal
5 to about 0.67 micron, and d_2 being equal to about 0.27 micron. Such
6 dimensions can constitute an increase in capacitance from between
7 about 11 percent to 15 percent over conventional DRAM constructions.

8 Advantages of the present invention can include an increase or
9 gain in capacitance over previous structures without an undesirable
10 associated increase in consumed wafer area.

11 In compliance with the statute, the invention has been described
12 in language more or less specific as to structural and methodical
13 features. It is to be understood, however, that the invention is not
14 limited to the specific features shown and described, since the means
15 herein disclosed comprise preferred forms of putting the invention into
16 effect. The invention is, therefore, claimed in any of its forms or
17 modifications within the proper scope of the appended claims
18 appropriately interpreted in accordance with the doctrine of equivalents.
19
20
21
22
23
24